Indexed by:
Abstract:
与传统数字Q表相比,采用FPGA设计的Q表减少了电路复杂程度,体形小,功耗低;电感、电容测量可自动切换量程,测量范围和测量精度具有明显优势.硬件采用FPGA内嵌的32位NiosII处理器作为控制器,能有效地减少分立元件,提高设计效率;电感和Q值测量采用串联谐振法,电容测量采用RC充电法;信源为数字DDS;显示采用LCD模块.软件部分应用嵌入式μC/OS-Ⅱ多任务实时操作系统.Q表通信采用RS484接口,测量数据可以实时显示.
Keyword:
Reprint Author's Address:
Email:
Source :
电子测量技术
ISSN: 1002-7300
Year: 2012
Issue: 5
Volume: 35
Page: 83-86
Cited Count:
WoS CC Cited Count: 0
SCOPUS Cited Count:
ESI Highly Cited Papers on the List: 0 Unfold All
WanFang Cited Count: 3
Chinese Cited Count:
30 Days PV: 2
Affiliated Colleges: