• Complex
  • Title
  • Keyword
  • Abstract
  • Scholars
  • Journal
  • ISSN
  • Conference
搜索

Author:

Jiang, Zijian (Jiang, Zijian.) | Zheng, Keran (Zheng, Keran.) | Bao, Yungang (Bao, Yungang.) | Shi, Kan (Shi, Kan.)

Indexed by:

CPCI-S EI Scopus

Abstract:

The RISC-V instruction set architecture (ISA) enjoys the flexibility for domain-specific custom instruction extensions. While the basic RISC-V ISA contains common instructions, the extended accelerators provide additional computing power to meet diverse needs, making it well-suited for various emerging fields. High-level synthesis (HLS) provides a way to build hardware accelerators directly using RTL. It allows software engineers to create complex digital circuit designs using high-level languages such as C/C++, further improving development efficiency. However, verifying a design that includes RISC-V cores and custom extensions can be challenging. Traditional approaches for verifying HLS-generated designs use C-RTL co-simulation, which primarily focuses on the unit level, while making impractical assumptions about interactions between HLS-generated IPs and the processor. On the other hand, designs that combine RISC-V cores with custom extensions require system-level verification, which must extensively exercise both components and their interconnections. Furthermore, traditional C-RTL cosimulation performs cycle-accurate software simulation, which can be extremely time-consuming. To efficiently verify a RISC-V processor design with custom instruction extensions, we propose a novel verification framework that combines the benefits of the high-level abstraction of C/C++ simulation and cycle-accurate modeling of C-RTL co-simulations. We map the RISC-V core and the HLS-generated custom instruction accelerators, along with their corresponding C/C++ software models, onto the same FPGA with hardened processors allowing them to run simultaneously. A global monitor and checker carefully check the results of both the hardware and software in real-time. If a mismatch is detected, we capture a snapshot of the entire hardware, and reconstruct the simulation in external software simulators for detailed debugging. Through a series of benchmark experiments, results show a significant performance improvement over conventional approaches from 1419x to 9011x.

Keyword:

RISC-V instruction extension FPGA acceleration High-level synthesis Verification

Author Community:

  • [ 1 ] [Jiang, Zijian]Beijing Univ Technol, Beijing, Peoples R China
  • [ 2 ] [Zheng, Keran]Imperial Coll London, London, England
  • [ 3 ] [Bao, Yungang]Univ Chinese Acad Sci, Beijing, Peoples R China
  • [ 4 ] [Shi, Kan]Univ Chinese Acad Sci, Beijing, Peoples R China
  • [ 5 ] [Jiang, Zijian]Chinese Acad Sci, Inst Comp Technol, Beijing, Peoples R China
  • [ 6 ] [Zheng, Keran]Chinese Acad Sci, Inst Comp Technol, Beijing, Peoples R China
  • [ 7 ] [Bao, Yungang]Chinese Acad Sci, Inst Comp Technol, Beijing, Peoples R China
  • [ 8 ] [Shi, Kan]Chinese Acad Sci, Inst Comp Technol, Beijing, Peoples R China

Reprint Author's Address:

  • [Shi, Kan]Univ Chinese Acad Sci, Beijing, Peoples R China;;[Shi, Kan]Chinese Acad Sci, Inst Comp Technol, Beijing, Peoples R China;;

Show more details

Related Keywords:

Related Article:

Source :

2024 INTERNATIONAL SYMPOSIUM OF ELECTRONICS DESIGN AUTOMATION, ISEDA 2024

Year: 2024

Page: 345-350

Cited Count:

WoS CC Cited Count:

SCOPUS Cited Count:

ESI Highly Cited Papers on the List: 0 Unfold All

WanFang Cited Count:

Chinese Cited Count:

30 Days PV: 0

Affiliated Colleges:

Online/Total:707/5308758
Address:BJUT Library(100 Pingleyuan,Chaoyang District,Beijing 100124, China Post Code:100124) Contact Us:010-67392185
Copyright:BJUT Library Technical Support:Beijing Aegean Software Co., Ltd.