收录:
摘要:
This paper analyzes the implementation of high-speed high-resolution data conversion system based on Subranging A/D model in detail. We use a 10 bit ADC and an 8 bit ADC to construct the Subranging A/D system and then make a simulation by QuartusII. The result of the experiment shows that the system's sampling rates is 17MHz, and the resolution is 16 bit, so it can solve an antinomy between sampling rates and resolution which is prevalent in current market.
关键词:
通讯作者信息:
电子邮件地址:
来源 :
ICEMI 2007: PROCEEDINGS OF 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOL IV
年份: 2007
页码: 862-864
语种: 英文
归属院系: