• 综合
  • 标题
  • 关键词
  • 摘要
  • 学者
  • 期刊-刊名
  • 期刊-ISSN
  • 会议名称
搜索

作者:

Liu, Haotian (Liu, Haotian.) | Feng, Shiwei (Feng, Shiwei.)

收录:

EI Scopus

摘要:

In this paper, we analyse the existing C code for the Bayesian deconvolution algorithm, and propose an improved scheme for a CPU platform. The improved algorithm is implemented on an FPGA and functional verification is performed. A complete FPGA hardware acceleration system is then constructed to realize data communication and computation between the FPGA and the upper-level computer. Four-way parallel computation on the FPGA platform is designed and optimized to improve the computational efficiency. The algorithm is implemented through dedicated hardware servers to protect the intellectual property of the software algorithm. © 2023 SPIE.

关键词:

C (programming language) Computer hardware Deconvolution Cryptography Computational efficiency Field programmable gate arrays (FPGA)

作者机构:

  • [ 1 ] [Liu, Haotian]Faculty of Information Technology, Beijing University of Technology, Beijing, China
  • [ 2 ] [Feng, Shiwei]Faculty of Information Technology, Beijing University of Technology, Beijing, China

通讯作者信息:

电子邮件地址:

查看成果更多字段

相关关键词:

相关文章:

来源 :

ISSN: 0277-786X

年份: 2023

卷: 12645

语种: 英文

被引次数:

WoS核心集被引频次:

SCOPUS被引频次:

ESI高被引论文在榜: 0 展开所有

万方被引频次:

中文被引频次:

近30日浏览量: 1

归属院系:

在线人数/总访问数:508/4966153
地址:北京工业大学图书馆(北京市朝阳区平乐园100号 邮编:100124) 联系我们:010-67392185
版权所有:北京工业大学图书馆 站点建设与维护:北京爱琴海乐之技术有限公司