• 综合
  • 标题
  • 关键词
  • 摘要
  • 学者
  • 期刊-刊名
  • 期刊-ISSN
  • 会议名称
搜索

作者:

Jiang, Zijian (Jiang, Zijian.) | Zheng, Keran (Zheng, Keran.) | Bao, Yungang (Bao, Yungang.) | Shi, Kan (Shi, Kan.)

收录:

CPCI-S EI Scopus

摘要:

The RISC-V instruction set architecture (ISA) enjoys the flexibility for domain-specific custom instruction extensions. While the basic RISC-V ISA contains common instructions, the extended accelerators provide additional computing power to meet diverse needs, making it well-suited for various emerging fields. High-level synthesis (HLS) provides a way to build hardware accelerators directly using RTL. It allows software engineers to create complex digital circuit designs using high-level languages such as C/C++, further improving development efficiency. However, verifying a design that includes RISC-V cores and custom extensions can be challenging. Traditional approaches for verifying HLS-generated designs use C-RTL co-simulation, which primarily focuses on the unit level, while making impractical assumptions about interactions between HLS-generated IPs and the processor. On the other hand, designs that combine RISC-V cores with custom extensions require system-level verification, which must extensively exercise both components and their interconnections. Furthermore, traditional C-RTL cosimulation performs cycle-accurate software simulation, which can be extremely time-consuming. To efficiently verify a RISC-V processor design with custom instruction extensions, we propose a novel verification framework that combines the benefits of the high-level abstraction of C/C++ simulation and cycle-accurate modeling of C-RTL co-simulations. We map the RISC-V core and the HLS-generated custom instruction accelerators, along with their corresponding C/C++ software models, onto the same FPGA with hardened processors allowing them to run simultaneously. A global monitor and checker carefully check the results of both the hardware and software in real-time. If a mismatch is detected, we capture a snapshot of the entire hardware, and reconstruct the simulation in external software simulators for detailed debugging. Through a series of benchmark experiments, results show a significant performance improvement over conventional approaches from 1419x to 9011x.

关键词:

RISC-V instruction extension FPGA acceleration High-level synthesis Verification

作者机构:

  • [ 1 ] [Jiang, Zijian]Beijing Univ Technol, Beijing, Peoples R China
  • [ 2 ] [Zheng, Keran]Imperial Coll London, London, England
  • [ 3 ] [Bao, Yungang]Univ Chinese Acad Sci, Beijing, Peoples R China
  • [ 4 ] [Shi, Kan]Univ Chinese Acad Sci, Beijing, Peoples R China
  • [ 5 ] [Jiang, Zijian]Chinese Acad Sci, Inst Comp Technol, Beijing, Peoples R China
  • [ 6 ] [Zheng, Keran]Chinese Acad Sci, Inst Comp Technol, Beijing, Peoples R China
  • [ 7 ] [Bao, Yungang]Chinese Acad Sci, Inst Comp Technol, Beijing, Peoples R China
  • [ 8 ] [Shi, Kan]Chinese Acad Sci, Inst Comp Technol, Beijing, Peoples R China

通讯作者信息:

  • [Shi, Kan]Univ Chinese Acad Sci, Beijing, Peoples R China;;[Shi, Kan]Chinese Acad Sci, Inst Comp Technol, Beijing, Peoples R China;;

查看成果更多字段

相关关键词:

相关文章:

来源 :

2024 INTERNATIONAL SYMPOSIUM OF ELECTRONICS DESIGN AUTOMATION, ISEDA 2024

年份: 2024

页码: 345-350

被引次数:

WoS核心集被引频次:

SCOPUS被引频次:

ESI高被引论文在榜: 0 展开所有

万方被引频次:

中文被引频次:

近30日浏览量: 0

归属院系:

在线人数/总访问数:678/5060117
地址:北京工业大学图书馆(北京市朝阳区平乐园100号 邮编:100124) 联系我们:010-67392185
版权所有:北京工业大学图书馆 站点建设与维护:北京爱琴海乐之技术有限公司