An Arithmetic Unit and Multiplying Accumulation Unit of a Custom Floating Point Data Format - 文章详情页

作者：

收录：

EI Scopus

摘要：

In　this　paper,　a　floating　point　multiplication　and　accumulation　operator　based　on　FPGA　is　designed　for　neural　network　calculation,　and　a　custom　32　bit　floating-point　data　format　is　used　to　change　the　amount　of　computation　by　changing　the　overall　structure　of　the　data,　and　the　performance　of　the　operator　is　optimized.　Finally,　the　simulation　results　in　FPGA　are　given　to　verify　the　correctness　of　the　design.　The　design　saves　the　resources　by　comparing　the　floating　point　operation　with　the　common　algorithm　of　32　bit　floating-point　data　of　the　IEEE　standard.　©　2018　IEEE.

关键词：

Digital arithmetic Field programmable gate arrays (FPGA) IEEE Standards Integrated circuit design Integrated circuits Microsystems

作者机构：

[ 1 ] [Lv, Ang]Beijing University of Technology, College of Microelectronics, Beijing, China
[ 2 ] [Wang, Chao]Beijing University of Technology, College of Microelectronics, Beijing, China
[ 3 ] [Hou, Ligang]Beijing University of Technology, College of Microelectronics, Beijing, China
[ 4 ] [Zeng, Zhiyong]Beijing University of Technology, College of Microelectronics, Beijing, China
[ 5 ] [Guo, Jia]Beijing University of Technology, College of Microelectronics, Beijing, China
[ 6 ] [Jiang, Nan]Beijing University of Technology, College of Microelectronics, Beijing, China

通讯作者信息：

电子邮件地址：

查看成果更多字段

成果类型
所属机构

所有年份指定年份从至