A partition level floorplan method based on data flow analysis for physical design of digital IC - 文章详情页

作者：

Zhang, Yinan (Zhang, Yinan.) | Peng, Xiaohong (Peng, Xiaohong.)

收录：

EI Scopus

摘要：

This　paper　presents　a　partition　level　floorplan　method　for　physical　design　of　digital　integrated　circuit,　which　based　on　data　flow　analysis.　It　uses　Cadence　company　P&R　tool　innovus　to　make　floorplan,　and　takes　a　X86　CPU＇s　south　bridge　design　for　example　to　introduce　how　to　use　this　method　to　guide　floorplan　in　detail.　This　method　is　more　effective　to　improve　the　quality　of　floorplan　for　advanced　process　technology　and　high　speed　IC　design.　©　2017　IEEE.

关键词：

Data flow analysis Data transfer Digital integrated circuits Integrated circuit design Microsystems Timing circuits

作者机构：

[ 1 ] [Zhang, Yinan]VLSI and System Lab, Beijing University of Technology, Beijing, China
[ 2 ] [Peng, Xiaohong]VLSI and System Lab, Beijing University of Technology, Beijing, China

通讯作者信息：

电子邮件地址：

查看成果更多字段

成果类型
所属机构

所有年份指定年份从至