Clock Tree Synthesis and optimization in BES1300 IC Smart Card - 文章详情页

作者：

Xie, Fei (Xie, Fei.) | Wan, Peiyuan (Wan, Peiyuan.)

收录：

EI Scopus

摘要：

This　paper　provides　several　methods　by　using　Synopsys　IC　Compiler　(ICC)　to　optimize　Clock　Tree　Synthesis　(CTS),　reasonable　floorplan,　parameter　constraint,　manual　specification,　Engineering　Change　Order　(ECO)　included.　An　IC　smartcard　named　BES1300　using　0.18μm　EFLASH　2P4M　technology　is　applied　to　verify　the　propose　methods.　Optimizing　timing　manually　is　mainly　described.　Testing　results　show　that　hold　violation　improves　34%　and　area　reduces　9%.　The　validity　of　methods　is　proved　by　the　tape　out　result.　©　2016　IEEE.

关键词：

Clock distribution networks Electric clocks Integrated circuits Forestry Smart cards Timing circuits

作者机构：

[ 1 ] [Xie, Fei]College of Electronic Information and Control Engineering, Beijing Embedded System Key Lab, Beijing University of Technology, Beijing; 100124, China
[ 2 ] [Wan, Peiyuan]College of Electronic Information and Control Engineering, Beijing Embedded System Key Lab, Beijing University of Technology, Beijing; 100124, China

通讯作者信息：

电子邮件地址：

查看成果更多字段

成果类型
所属机构

所有年份指定年份从至