Novel bidirectional IO multiplexing circuit design - Details

Author：

Zhang, Junteng (Zhang, Junteng.) | Wang, Jinhui (Wang, Jinhui.) | Gong, Na (Gong, Na.)

Indexed by：

EI Scopus

Abstract：

New　bidirectional　IO　multiplexing　circuits　are　presented　in　this　paper.　They　are　applied　in　the　chips　which　consist　of　several　modules,　making　the　modules　share　the　same　IOs.　The　chip　area　therefore　is　saved　by　reducing　the　number　of　IOs.　As　compared　with　the　unidirectional　IO　multiplexing　circuits,　it　realizes　bidirectional　IO　multiplexing　among　different　modules.　Taking　the　chip　which　consists　of　four　modules　as　an　example,　the　new　IO　multiplexing　circuits　based　on　static　and　dynamic　CMOS　circuit　are　compared　and　analyzed.　According　to　the　simulation　results,　the　maximum　operating　frequency　of　new　bidirectional　IO　multiplexing　circuit　reaches　as　high　as　2.5GHz.　©　2014　IEEE.

Keyword：

Timing circuits Electric network analysis Integrated circuit manufacture

Author Community：

[ 1 ] [Zhang, Junteng]VLSI and System Lab, Beijing University of Technology, Beijing; 100124, China
[ 2 ] [Wang, Jinhui]VLSI and System Lab, Beijing University of Technology, Beijing; 100124, China
[ 3 ] [Gong, Na]Dept. of Electrical and Computer Engineering, North Dakota State University, ND; 58102, United States

Reprint Author's Address：

[wang, jinhui]vlsi and system lab, beijing university of technology, beijing; 100124, china

Email：

wangjinhui@bjut.edu.cn

Show more details

Related Keywords：

A Front-End Integrated Circuit Design for Tactile Sensors
2019，2nd IEEE International Conference on Integrated Circuits, Technologies and Applications, ICTA 2019
A High Input Impedance Low Noise Analog Front-End Chip for Neural Signal Applications
2022，16th IEEE International Conference on Anti-Counterfeiting, Security, and Identification, ASID 2022
A simultaneous neural recording and stimulation system using signal folding in recording circuits
2017，2017 IEEE Biomedical Circuits and Systems Conference, BioCAS 2017
Under voltage lockout circuit design for enhanced GaN HEMT drive
2019，3rd IEEE International Conference on Electronic Information Technology and Computer Engineering, EITCE 2019

Source ：

Year： 2014

Language： English

Cited Count：

WoS CC Cited Count：

SCOPUS Cited Count：

ESI Highly Cited Papers on the List： 0 Unfold All

WanFang Cited Count：

Chinese Cited Count：

30 Days PV： 0

Affiliated Colleges：

信息学部

Get Fulltext

DOI Library Discovery Baidu Scholar Search Engineering Village

Type
Departments

All Years Choose Year From to