Application-driven power efficient ALU design methodology for modern microprocessors - 文章详情页

作者：

Gong, Na (Gong, Na.) | Wang, Jinhui (Wang, Jinhui.) | Sridhar, Ramalingam (Sridhar, Ramalingam.)

收录：

EI Scopus

摘要：

In　this　paper,　we　propose　an　application-driven　ALU　design　methodology　to　achieve　high　level　of　power　efficiency　for　modern　microprocessors.　We　introduce　a　PN　selection　algorithm　(PNSA)　which　enables　designers　to　select　power　efficient　dynamic　modules　for　different　applications,　based　on　the　detailed　analysis　of　dynamic　circuits.　Experimental　results　on　ISCAS85　and　74X-Series　benchmark　circuits　show　that　the　power　consumption　of　8-bit　ALU　based　on　this　approach　can　be　reduced　by　54%-60%　for　different　frequency　levels　as　compared　to　the　conventional　dynamic　ALU　design,　demonstrating　the　effectiveness　of　the　proposed　method　on　application-driven　custom　ALU　design.　©　2013　IEEE.

关键词：

Benchmarking Delay circuits Integrated circuit design Logic circuits

作者机构：

[ 1 ] [Gong, Na]University at Buffalo, State University of New York, Buffalo, NY, United States
[ 2 ] [Wang, Jinhui]VLSI and System Lab, Beijing University of Technology, Beijing, China
[ 3 ] [Sridhar, Ramalingam]University at Buffalo, State University of New York, Buffalo, NY, United States

通讯作者信息：

电子邮件地址：

查看成果更多字段

成果类型
所属机构

所有年份指定年份从至