Design and test of an SRAM chip - 文章详情页

作者：

Liu, Wenbin (Liu, Wenbin.) | Wang, Jinhui (Wang, Jinhui.) | Hou, Ligang (Hou, Ligang.) | Yang, Hongyan (Yang, Hongyan.) | Kang, Jianbo (Kang, Jianbo.)

收录：

EI Scopus

摘要：

A　fully　customized　8×8　bits　SRAM　chip,　based　on　Chartered　0.35　um　EEPROM　CMOS　technology,　is　designed　and　taped-out　for　low-power　and　low-cost　electronic　equipment.　According　to　test　results,　when　the　supply　voltage　is　3.3　V　and　clock　frequency　is　20　MHz,　the　chip　can　work　correctly,　and　the　performance　reaches　the　design　specifications,　the　access　time　is　6.2　ns　and　largest　power　consumption　is　6.12　mW.　©　2013　IEEE.

关键词：

Oscillators (electronic) Static random access storage Integrated circuit design

作者机构：

[ 1 ] [Liu, Wenbin]VLSI and System Lab, Beijing University of Technology, Beijing 100124, China
[ 2 ] [Wang, Jinhui]VLSI and System Lab, Beijing University of Technology, Beijing 100124, China
[ 3 ] [Hou, Ligang]VLSI and System Lab, Beijing University of Technology, Beijing 100124, China
[ 4 ] [Yang, Hongyan]VLSI and System Lab, Beijing University of Technology, Beijing 100124, China
[ 5 ] [Kang, Jianbo]616# Zhongshan West Road, Shijiazhuang, Hebei 051008, China

通讯作者信息：

电子邮件地址：

查看成果更多字段

成果类型
所属机构

所有年份指定年份从至