A high-accuracy design of frequency divider with FPGA and ASIC implementation - Details

Author：

Hou, Ligang (Hou, Ligang.) | Zhang, Tianran (Zhang, Tianran.) | Wang, Jinhui (Wang, Jinhui.) | Li, Yanqing (Li, Yanqing.)

Indexed by：

EI Scopus

Abstract：

This　paper　proposes　a　new　algorithm　to　realize　the　decimal　frequency　divider　with　any　number　divide　ratio.　In　the　statistical　periods,　the　divide　ratio　is　adjusted　dynamically　by　calculating　the　error　of　clock.　Error　of　divider　can　be　reduced,　and　the　accuracy　has　come　to　2.3E-11%　after　4　rounds.　The　implementation　of　decimal　frequency　divider　was　realized　with　FPGA　and　ASIC.　The　article　analyzed　the　resource　and　performance　and　compared　the　result　of　180nm　and　90nm　technology　on　the　ASIC.　The　layout　of　the　circuit　was　realized　on　180nm　technology.　The　experimental　result　indicated　that　the　decimal　frequency　divider　takes　fewer　resources,　and　its　performance　is　steady　and　reliable.　©　2012　IEEE.

Keyword：

Application specific integrated circuits Integrated circuit design Clocks Field programmable gate arrays (FPGA) Errors Frequency dividing circuits

Author Community：

[ 1 ] [Hou, Ligang]VLSI and System Lab., Beijing University of Technology, Beijing, 100124, China
[ 2 ] [Zhang, Tianran]VLSI and System Lab., Beijing University of Technology, Beijing, 100124, China
[ 3 ] [Wang, Jinhui]VLSI and System Lab., Beijing University of Technology, Beijing, 100124, China
[ 4 ] [Li, Yanqing]VLSI and System Lab., Beijing University of Technology, Beijing, 100124, China

Reprint Author's Address：

Email：

houligang@bjut.edu.cn

Show more details

Related Keywords：

A high performance configurable random divider with FGPA and ASIC implementation
2012，2012 2nd International Conference on Consumer Electronics, Communications and Networks, CECNet 2012
Multiprocessor system-on-chip design with fuzzy dynamic scheduling for parallel video processing
2011，2011 10th IEEE/ACIS International Conference on Computer and Information Science, ICIS 2011
A design of hardware cryptographic co-processor
2003，IEEE Systems, Man and Cybernetics Society Information Assurance Workshop
Design of ethernet platform of SOPC based on ARM soft core
2018，12th IEEE International Conference on Anti-Counterfeiting, Security, and Identification, ASID 2018

Source ：

Year： 2012

Page： 1653-1656

Language： English

Cited Count：

WoS CC Cited Count： 0

SCOPUS Cited Count： 1

ESI Highly Cited Papers on the List： 0 Unfold All

WanFang Cited Count：

Chinese Cited Count：

30 Days PV： 1

Affiliated Colleges：

信息学部

Get Fulltext

DOI Library Discovery Baidu Scholar Search Engineering Village

Type
Departments

All Years Choose Year From to