Application of DFG model on SOPC technology - 文章详情页

作者：

Niu, Wenliang (Niu, Wenliang.) | Li, Wenzheng (Li, Wenzheng.) | Yin, Kaishuang (Yin, Kaishuang.)

收录：

EI Scopus

摘要：

HW/SW　(hardware/software)　co-design　method　based　on　analysis　and　optimization　of　DFG　(data　flow　graphic)　model　is　introduced　for　SOPC　(System　on　a　Programmable　Chip)　used　for　digital　instrument　design　in　this　paper.　The　method　is　based　on　the　DFG　model　of　the　digital　signal　process　algorithm　and　implemented　with　SOPC　technology.　The　DFG　model　could　help　designer　to　divide　the　function　into　hardware　and　software　respectively,　therefore,　the　optimizing　analysis　at　system　level　and　circuit　level　of　a　SOPC　used　for　portable　logic　analyzer　shows　that　the　DFG　model　is　very　useful　for　not　only　optimizing　architecture　and　power　consumption,　but　also　HW/SW　co-design.　©　(2012)　Trans　Tech　Publications,　Switzerland.

关键词：

Integrated circuits Hardware Optimization Data flow analysis Signal processing

作者机构：

[ 1 ] [Niu, Wenliang]College of Scientific Technology Application, Beijing Union University, Beijing, China
[ 2 ] [Li, Wenzheng]College of Software, Beijing University of Technology, Beijing, China
[ 3 ] [Yin, Kaishuang]Research and Design Department, Beijing Mokeen Technology Corporation, Beijing, China

通讯作者信息：

电子邮件地址：

xxtwenliang@buu.edu.cn

查看成果更多字段

成果类型
所属机构

所有年份指定年份从至