收录:
摘要:
With the rapid development of deep submicron (DSM) VLSI circuit design, many issues such as time closure and power consumption are making the physical design more and more challenging. This paper proposes a method aiding in low clock skew which is applicable to the clock tree synthesis (CTS) design flow. The method works by breaking up the original clock root into several pseudo clock sources at the gate level. The method has been used in the physical design of YAK SoC chip and achieves good results. © 2011 IEEE.
关键词:
通讯作者信息:
电子邮件地址:
来源 :
年份: 2011
页码: 598-601
语种: 英文
归属院系: