收录:
摘要:
In this paper, we use design planning method to partition a flat design based on SAED 90nm process technology into blocks and created interface logic models (ILMs) for each blocks. Using the hierarchical design including ILM, the runtime of the place optimization stage, clock optimization stage and route optimization stage is reduced to 28.8%, 27.7% and 43% relatively, meanwhile the boundary timing become more optimal which can also prove the timing accuracy of ILM. ©2010 IEEE.
关键词:
通讯作者信息:
电子邮件地址: