收录:
摘要:
This paper presents an improved DC-offset cancellation (DCOC) circuit for programmable-gain amplifier (PGA) in power line communication. It is a speed-enhanced and low-noisy method by using current-mode feedback. The output DC-offset can be reduced from several hundred millivolts to less than 5mV over 64 dB gain range. Furthermore, this proposed technique does not bring in excessive design complexity or large chip area by reusing master-slave configuration that already existed in the system. The circuit is designed in 0.18μm CMOS technology. ©2010 IEEE.
关键词:
通讯作者信息:
电子邮件地址:
来源 :
年份: 2010
页码: 551-553
语种: 英文
归属院系: